An open-source systemverilog unit test framework for design and verification engineers that value code quality, rigorous unit testing of design and testbench components and/or test-driven development of design and testbench components.
An open-source verilog testbench framework for design engineers that see the value in smoke testing their designs prior to release for exhaustive verification.
An open-source demonstration of how SVUnit can improve quality and maintainability of legacy code. The legacy code in this case is UVM :).